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Abstract 
Semiconducting CrSi2 nanocrystals (NCs) with high density (4x1010 cm-2) and narrow size distribution were grown by reactive 
deposition epitaxy (RDE) of 0.6 nm Cr at 550 oC on Si(111)7x7 substrate. Based on DRS, AFM and TEM results silicon cap 
epitaxy growth procedure on silicon with high density of CrSi2 NCs has been proposed. Monolithic Si(111)/CrSi2 NCs/Si(111) 
structures with three layers of buried CrSi2 NCs have been successfully grown by repeating of CrSi2 NCs formation and silicon 
epitaxial growth. Electrical characterization of Schottky junctions formed on the grown structures has shown that the formation
of point defects generated during the growth of the Si cap layer strongly depends on the cap growth conditions and on the Cr 
deposition rate.
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1. Introduction 
Bulk nanostructured silicon is very popular now as high efficiency thermoelectric materials [1]. The sizes of 
grains are smaller than phonon mean free path, but greater than the electron or hole mean free path, so phonons are 
more stronger scattered by the interfaces than electrons or holes, resulting in a net increase of thermoelectric 
efficiency. When in Si we have high density of buried semiconductor nanocrystals (NCs) (for example, 
semiconductor silicide) with another band gap and the distance between NCs is smaller than 50 nm we can speak 
about silicon based nanostructured material (NM) with high thermoelectric efficiency. Such NM can be used for the 
preparation of infrared photodetectors and thermoelectric power converters on the basis of silicon planar technology. 
Chromium disilicide (CrSi2) is a narrow band semiconductor (Eg=0.35 eV [2]), which can be epitaxially grown on 
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Si(111) [3]. Understanding of the formation of high density, uniform CrSi2 NCs on silicon surface and in Si matrix 
is very important for the growth of silicon-silicide NM. In a previous study of 0.06 – 0.12 nm Cr deposition on 
Si(111) the formation of self-organized semiconductor CrSi2 NCs has been observed by differential reflectance 
spectroscopy (DRS) and the threshold for 3D NCs formation has been determined [4]. We have found that after 
growth of cap at 750 qC the majority of NCs is moved toward the surface [5]. To improve the distribution of 
chromium silicide NCs, the growth temperature of Si cap layer was reduced. The migration of the implanted Cr in 
the Si above 700 qC is known [6], but a new migration mechanism for chromium silicide nanocrystals in silicon has 
been recently demonstrated by cross-sectional HR TEM data [7]. 
This work is devoted to study the influence of Cr deposition rate and substrate temperature on size distribution 
of CrSi2 NC, and their redistribution in the silicon cap layer during Si MBE growth at T=700 oC, and it’s influence 
on the electrical properties of mesa –diodes prepared on the (111)/CrSi2 NCs/Si(111) NMs. 
2. Experiments 
The structures were grown in an ultra high vacuum (UHV) chamber “VARIAN” with a base pressure of 2x10-10
Torr equipped with AES and differential reflectance spectroscopy (DRS) [8] facilities. N-type 0.3 :ucm Si(111) 
substrates were used. The substrates were chemically cleaned in organic solvent before loading into UHV chamber. 
Then it was out-gassed at 650 oɋ for 8 hours and cooled down to room temperature. Atomically-clean surface 
Si(111) 7x7 of the sample was obtained after flashes at 1250oC. The reactive deposition epitaxy (RDE) of 0.6 nm 
thick Cr was carried out on 500-600 oC substrates from a tantalum tube. The Cr deposition rate was controlled by a 
quartz sensor. The formation of CrSi2 islands on Si(111)7x7 surface was in situ controlled by DRS at substrate 
temperatures 500-550oC. To stabilize CrSi2 NCs an additional annealing at 700 oC for 2 minutes was applied before 
the silicon cap growth. Silicon cap layer was grown by MBE at 700 oC with 1.5-2.4 nm/min deposition rates from p-
type 1.0 :ucm Si(111) Si source. The initial phase of the cap growth was in situ monitored by DRS up to 4 nm Si 
cap thickness. Samples were grown without cap Si layer, and with 9, 20 and 50 nm caps 0.02 nm/min and 0.046 
nm/min Cr deposition rates, and a sample with three layers of buried CrSi2 NC layer with 50 nm Si interlayers.  
Morphology was studied by AFM (Solver P47) in semicontact mode using a 10 nm radius tip. Philips CM 20 
transmission electron microscope at 200 keV and a JEOL 3010 high resolution transmission electron microscope 
(HRTEM) were applied. Planar and cross sectional specimens were studied by TEM. For electrical characterization 
400x400 mm Au Schottky junctions were prepared by evaporation through a contact mask. 
3. Results and Discussion  
The planar view TEM image after RDE deposition (T=550 oC) of Cr with about 0.04 nm/min rate followed 2 
minutes annealing at 700 oC has shown the formation of the NCs with about 7x108 cm-2 density, and about 20 nm 
lateral sizes. Planar view TEM image of another sample grown at 550 oC using 0.02 nm/min Cr deposition rate has 
the density of CrSi2 NCs of about 8x109 cm-2, an order of magnitude higher, their size is scattered in the 20-40 nm 
range. At 550 oC Cr deposition temperature a narrow CrSi2 NC size distribution was observed. NCs have the 
maximal density (4x1010 cm-2), small sizes (15-20 nm) and heights (2-4 nm). 
 Initial stages of silicon cap growth (up to 4 nm) atop CrSi2 NCs were studied by in situ DRS at 700 oC.
Differential reflectance spectra on Fig. 1(a) show changes in the initial reflectance spectrum of high density 2D and 
3D CrSi2 NCs on silicon surface with the increase of deposited silicon layer thickness. After deposition of 0.6 nm Si 
increase of DRS coefficient to 0.2 for all photon energies is seen in Fig. 1 (a). Further Si deposition increases the 
DRS coefficient below 1.8 eV, and at energies above 2.5 eV a sharp decrease is seen. It is known [9] that reflectance 
coefficient of CrSi2 polycrystalline films at 1.1 -1.3 eV does not exceed value of R= 0.57. Since CrSi2 NCs in our 
samples cover not more than 20% of surface the total reflectance coefficient of silicon with CrSi2 NCs could not be 
higher than Rtot = 0.8 RSi +0.2 RCrSi2 = 0.354. The reflectance coefficient of the sample with 4.4 nm deposited Si at 
700 oC calculated from DRS spectra (Fig. 1 a) equals to Rtot = 0.54. The increase of reflectance may be due to some 
metallic phase on the surface, which is formed on the surface during Si deposition at 700 oC. Huge values of 
changes of imaginary part of dielectric function (for example 'H” =200 at 1.3 eV), which were calculated by method 
of dynamic standard [8], also confirm the strong changes in the electronic structure of grown phases on the silicon 
surface. DRS data 4.4 nm deposited Si thickness is not sufficient to cover the chromium silicide NCs. When the Si 
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thickness increased up to 50 nm the LEED Si(111)7x7 pattern appeared that correspond to full covering of CrSi2
NCs by epitaxial silicon layer.  
Fig 1. Differential reflectance spectra ('R/R) at different Si thickness registered during MBE Si growth atop chromium silicide islands (a). AFM 
images of Si(111)/ CrSi2 NC’s/Si structures, containing 3 layers of RDE 0.6 nm Cr  (vCr=0.02 nm/min) deposited at 550 oC and 50 nm Si layers 
deposited at 700 oC.
Study of AFM images of the samples has shown that at 9 nm Si cap thickness the surface has both pinholes and 
uncovered CrSi2 NCs that correlates with in situ DRS data (Fig. 1 a). When the Si cap thickness is 20 nm or 50 nm, 
the film roughness is decreased. Only few pinholes were observed on both samples. For three NC layer sample a 
silicon surface with sharp borders was observed by AFM (Fig. 1 b) that indicate lateral epitaxial growth mechanism 
of silicon cap layers after each CrSi2 NCs formation during Cr deposition at 550 oC.
The cross-sectional TEM (XTEM) images of samples prepared by 0.6 nm Cr deposition at 550 oC covered by  50 
nm Si cap grown at 700 qC, and three layers of Cr RDE/50 nm Si cap have shown that NCs appear both near the Cr 
deposition and near the Si surface. Increased density of the NCs at the subsequent Cr deposition depth’ in the sample 
with three Cr deposition layer and at the sample surface was observed. Compared with previous study of NCs 
covered by silicon at 750°C [5], we see that growing the cap at 700 qC larger portion of NCs remains at the 
deposition depth.  
C-V and DLTS measurements have shown that the apparent doping of the cap with buried CrSi2 NCs grown at 
0.02 nm/min is low compared to the substrate doping (2.3x1016 cm-2), and no deep level defects can be found. No 
hysteresis was found at low temperature, indicating that the Fermi level is deep below the conduction band of 
silicon, and dominant Cr related point defects are near the valence band of Si. The current is controlled by the NCs, 
they are charged to compensate the external electric field. The apparent doping of the cap in the sample where the 
NCs were grown at 0.04 nm/min Cr deposition rate is large compared to the substrate doping. Small deviation in Cr 
deposition rate can change the interaction of Si with Cr. It may result in highly defective cap dominated by a Cr 
related defect at about 0.27 eV below the conduction band, or to ‘defects free cap’, where electric transport is 
dominated by the Cr related trap at 0.3 eV above the valence band. 
In this work we have shown that Cr deposition temperature and additional annealing at 700 oC strongly influence 
on CrSi2 NC formation and the NC size distribution. Cr deposition at 500 oC results in 2D NCs; only some of the 
NCs are transformed during annealing at 700 oC to 3D NCs. On the other hand, Cr deposition at 550 oC on 
Si(111)7x7 surface results in mostly 3D CrSi2 NCs. The high density and near homogeneous size 3D CrSi2 NCs are 
stable during additional annealing at 700 oC for 2 min applied before silicon cap growth. The NC composition is 
close to CrSi2 in both cases. At 500 oC and 550 o C the CrSi2 NC formation is not controlled by nucleation. The 
bimodal size distribution observed by AFM in sample prepared at 600 oC and annealed at 700 oC, indicates 
secondary nucleation of NCs. The ratio of 2D and 3D CrSi2 NCs depends on Cr thickness and substrate temperature 
during Cr deposition and additional annealing. The Cr deposition at 550 oC is preferable for CrSi2 NC formation on 
silicon surface both from the point of view of phase composition and from NC size distribution and also for the 
stable 3D NC form. 
Epitaxial Si cap growth atop CrSi2 NCs smaller substrate temperature (700 oC) was selected compared to 
previous study (750 oC). In situ DRS measurements have shown that during Si cap growth part of Cr atoms are in 
CrSi2 NCs on silicon surface, but some Cr atoms are in metallic Cr/Si phase inducing large reflectance. The metallic 
phase we assume is related to chemical bond of Cr with Si and Cr interaction with intrinsic defects, as vacancies and 
interstitials [10] in silicon lattice. Analysis of AFM images shows that silicon begins to grow between CrSi2 NCs 
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and then overgrow the NCs at Si thickness higher than 9 nm. Lateral Si epitaxy atop CrSi2 NCs is proposed as a 
mechanism of sample surface smoothing at Si thicknesses above 20 nm. Smoothing of the silicon cap layer is 
completed at 50 nm of Si cap thickness. Repeating of CrSi2 NC and Si cap growth procedures results in structures 
with three layers of buried CrSi2 NCs grown on Si(111) substrates. Three-NC layer sample exhibited rough surface 
compared to single NC layer samples, but improved covering of CrSi2 NCs was achieved. It was observed that at 50 
nm Si thickness near the continuous Si cap layer forms in all samples, but Si cap layer quality also depends on Cr 
deposition rate during RDE of CrSi2 NCs on Si(111)7x7 surface at 550 oC. If we decrease the Cr deposition rate 
from 0.046 nm/min to 0.02 nm/min and grow 50 nm silicon cap layer the root mean square roughness does not 
noticeably change. But in sample with high Cr deposition rate the high density of electrical defects was found. The 
electrical characteristics indicate that large concentration of Cr related defects are generated in the cap, and ohmic 
behaviour dominates the electrical properties similarly to samples without silicon cap. Small deviation in Cr 
deposition rate can disbalance of interaction Si with CrSi2 NCs and Cr atoms, resulting in highly defective cap 
dominated by a Cr related defect at about 0.2 eV below the conduction band or in ‘defects free cap’, where electric 
transport is dominated by the Cr related acceptor trap at 0.3 eV above the valence band. Details of this interaction 
require further work by fine tuning the Cr deposition and cap growth parameters.   
4. Conclusions
Semiconducting CrSi2 nanocrystallites (NCs) were grown by reactive deposition epitaxy (RDE) of 0.6 nm Cr at 
500, 550 and 600 oC substrate temperatures. It was shown that Cr deposition on Si(111) surface at 550 oC results in 
narrow size distribution CrSi2 islands with island density about 4x1010 cm-2. An additional annealing at 700 oC for 2 
min of CrSi2 NCs grown at 550 oC did not noticeably change the NC size distribution. In situ DRS data show that 
2D CrSi2 NCs are formed during initial stages of Cr deposition at 500oC and mainly 3D CrSi2 NCs are formed at 
550 oC. It was established that initial stages of Si growth atop high density CrSi2 NCs on Si(111) substrate 
correspond to a two-dimensional growth mechanism between NCs and lateral Si epitaxy around CrSi2 NCs at Si 
thickness above 3.2 nm. An increase of sample reflectance at 1.15 -1.3 eV during silicon cap growth  atop CrSi2 NCs 
at 700 oC corresponds to the formation - in addition to CrSi2 phase – of a defective Cr-Si phase with metallic 
properties. Smoothing of silicon surface begins from silicon thicknesses of 20 nm and completes at about 50 nm Si 
cap thickness. Monolithic Si(111)/CrSi2 NCs/Si(111) nanoheterostructures with three layers of buried CrSi2 NCs 
were grown at 700 oC. The electrical characteristics of Au/Si(111)-p/CrSi2 NCs/Si(111)-n/Au are governed by the 
defects generated by the growth process, and the isolated p-type NCs embedded in silicon.  
Acknowledgements 
This study is supported by grant No 10-02-00284_a of RFBR by OTKA grants (Hungary) No. K75735 and No. 
K81998, and by joined project of Program between the RAS and the HAS No 24 (2008 – 2010). 
References 
[1] S.K. Bux, R.G. Blair, R.K. Gogna, H. Lee , a.o. , Adv. Funct. Mater. 19 (2009) 2445. 
[2] P. Wetzel, C. Pirri, J.C. Peruchetti, D. Bolmont and G. Gewinner, Sol. State Commun. 65 (1988) 1217. 
[3] N.G. Galkin, T.V. Velitchko, S.V. Skripka and A.B. Khrustalev, Thin Solid Films. 280 (1996) 211. 
[4] N.G. Galkin, D.L. Goroshko, S.A. Dotsenko and T.V. Turchin J. Nanosci. & Nanotechn. 8 (2008) 557. 
[5] N.G. Galkin, L. Dȩzsa, T.V. Turchin, D.L. Goroshko. J. Phys. C. Cond. Mat. 19 (2007) 506204. 
[6] P. Zhang, F. Steven, R. Vanfleet, R. Neelakantan, M. Klimov, D. Zhou and L. Chow. J. Appl. Phys. 96 (2004) 1053. 
[7] N.G. Galkin, L.Dózsa, E.A. Chusovitin, B. Pécz, L. Dobos. Applied Surface Science. 256 (2010) 7331. 
[8] S.A. Dotsenko, N.G. Galkin, A.S. Gouralnik and L.V. Koval.  e-J Surf. Sci.&  Nanotechn. 3 (2005) 113.
[9] Bellani V., Guizzetti G., Marabelli F., Piaggi A., Borghesi A., Nava F., a.o. Phys. Rev. B 46 (1992)9380. 
[10] S.A. McHugo, A.C. Thompson, A. Mohhamed, G. Lampble, a.o. J. Appl. Phys. 89 (2001) 4282. 
38 N.G. Galkin et al. / Physics Procedia 11 (2011) 35–38
